Newsroom

Scientific Analog, Inc. is pleased to announce that it is hosting a fifth Analog Verification Insights Webinar titled, “UCIe PHY Modeling and Simulation with XMODEL.” The webinar is scheduled at 14:00-15:30 U.S. Pacific Time on Thursday, June 29, 2023 and is given by Dr. Jaeha Kim, CEO and Founder of Scientific Analog.

This webinar presents the SystemVerilog models for the physical layer (PHY) of a Universal Chiplet Interconnect Express (UCIe) interface, an emerging open industry standard for interconnects between chiplets. The presented PHY model includes both the analog circuits in the electrical layer and digital FSMs in the logical layer and can be simulated efficiently in SystemVerilog, using Scientific Analog’s XMODEL.

The invitation is extended to everyone who is interested in the design and verification of UCIe PHY for chiplets. For analog circuit designers, the presented models will help understand the requirements posed on each circuit block, such as the scaling of bandwidth to support the link speeds ranging from 4 to 32GT/s. For digital verification engineers, the presented testbenches will illustrate how one can perform SystemVerilog-based verification on the systems containing analog circuits. And most importantly, everyone can learn how various components of a UCIe PHY work to realize a high-bandwidth interconnect between chiplets.

All product names contained herein are the trademarks of their respective holders.