Newsroom

XMODEL enables analog simulation in SystemVerilog and it's like ringing an analog bell on top of a digital fortress! Especially at this year's DVCon US, you can join a hands-on tutorial, attend a poster presentation, and meet us in person to learn how to verify your analog circuits in SystemVerilog & UVM. Click below for more information.

All product names contained herein are the trademarks of their respective holders.