Webinar on Demand
Automatic Generation of SystemVerilog Models from Analog/Mixed-Signal Circuits
Missed this webinar? Watch this video recording and gain insights on how to extract models from analog circuits.
Missed this webinar? Watch this video recording and gain insights on how to extract models from analog circuits.
The connect primitives with names ending in '_var' support variable conversion levels.
This primitive models an ideal digital-to-analog converter with arbitrary resolution.
Don't miss this opportunity to check out the latest updates on XMODEL, GLISTER, and MODELZEN face-to-face!
Modeling Mixed-Signal Processing-in-Memory Circuits, Filtering Phase Noise, and More
Modeling a Digital LDO, Tips on Modeling High-Pass Filters, and More
UVM Testbench for Verifying Adaptive DFE, Measuring the PLL's Open-Loop Transfer Function, and More
XMODEL at DVCon Europe 2024, Modeling SRAM Array, and More
Modeling PCIe Receiver Detection Circuit, Exporting XWAVE Analysis Results, and More