This popular tutorial is now updated with channel crosstalk modeling, voltage-mode transmit equalizer, dither suppression in bang-bang CDRs, and new scripts for BER bathtub, JTRAN, and JTOL simulations.
Here is a simple SystemVerilog testbench that can measure the state and transition coverages of your FSM simulation.
Check out this simple way of limiting the output voltage and slew rate using the new 'vlimit' and 'ilimit' primitives.
This primitive models a nonlinear resistor element which can keep the current flowing through the element within the specified limits.
Modeling Mixed-Signal Processing-in-Memory Circuits, Filtering Phase Noise, and More
Modeling a Digital LDO, Tips on Modeling High-Pass Filters, and More
UVM Testbench for Verifying Adaptive DFE, Measuring the PLL's Open-Loop Transfer Function, and More
XMODEL at DVCon Europe 2024, Modeling SRAM Array, and More
Modeling PCIe Receiver Detection Circuit, Exporting XWAVE Analysis Results, and More