Tip of the Month
Generating a sinusoidal signal with resettable phase
How do you generate a sinusoidal signal, of which phase can be reset by an external input? A 'sin_gen' primitive followed by a 'switch' primitive won't do it.
How do you generate a sinusoidal signal, of which phase can be reset by an external input? A 'sin_gen' primitive followed by a 'switch' primitive won't do it.
Here is a model of the gated ring oscillator (GRO) presented in the paper "A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping" by M. Z. Straayer and M. H. Perrott.
This primitive defines a piecewise-linear (PWL) function from an xreal-type input to an xreal-type output.
Checking the Settling of an Analog Signal, Handling Inherited Nets with Legacy SPICE Netlisters, and More
A UVM Testbench for Worst-Case Analysis Using Bayesian Optimization and More
XMODEL at DVCon Europe, Evaluating Transceivers with Multi-Drop Channels, and More
Modeling Variations in ReRAMs, Supporting RNM Nettypes, and More
Analyzing the Power-Saving Benefits of DBI Encoding for High-Speed Transceivers and More