Model of the Month
Delay-locked loop with false-lock detector
This model describes a delay-locked loop (DLL) that can recover from false-lock conditions. It is modeled after the DLL published by S. Byun, et al. in 2003.
This model describes a delay-locked loop (DLL) that can recover from false-lock conditions. It is modeled after the DLL published by S. Byun, et al. in 2003.
Learn more about the XMODEL's capability of simulating both the voltage and current waveforms of circuit-level models.
Join this webinar on how to write an OOP-style SystemVerilog testbench for analog/mixed-signal circuits, performing random and directed tests with analog assertion checks.
Modeling PCIe Receiver Detection Circuit, Exporting XWAVE Analysis Results, and More
Webinar on Silicon Photonics Modeling & Simulation, Modeling Nonlinear PAM4 Transmitters, and More
XMODEL at DAC 2024, Modeling an Adaptive DFE Receiver, and More
Modeling a Phase Interpolator with INL/DNL, Using PSL Assertions for Analog Checks, and More
Modeling an Oscillator with Resettable Phase, Multiple Outputs, and Arbitrary Waveforms