TIP OF THE MONTH
How to generate and verify parallel streams of pseudo-random bits
Learn how to generate and verify parallel streams of pseudo-random digital bits using the 'prbs_gen' and 'probe_ber' primitives.
November 2019
PRIMITIVE OF THE MONTH
res_sw, cap_sw, ind_sw
These primitives are handy when modeling passive R, L, C elements whose values change with inputs.
MODEL OF THE MONTH
Continous-time Delta-Sigma ADC
This example demonstrates how to model a switched-capacitor-based delta-sigma modulator (DSM) and simulate it along with a digital decimator in SystemVerilog.
Latest Issues
August 2024
Modeling PCIe Receiver Detection Circuit, Exporting XWAVE Analysis Results, and More
July 2024
Webinar on Silicon Photonics Modeling & Simulation, Modeling Nonlinear PAM4 Transmitters, and More
June 2024
XMODEL at DAC 2024, Modeling an Adaptive DFE Receiver, and More
May 2024
Modeling a Phase Interpolator with INL/DNL, Using PSL Assertions for Analog Checks, and More
April 2024
Modeling an Oscillator with Resettable Phase, Multiple Outputs, and Arbitrary Waveforms