Categories

Community

Languages

Select category
XMODEL은 빠른 SPICE 시뮬레이터인가요?
SA Support Team answered 4 years ago • 
35 views1 answers1 votes
Is XMODEL a Fast SPICE?
SA Support Team answered 4 years ago • 
75 views1 answers1 votes
VCS에서 시뮬레이션 수행시간 프로파일링하는 방법
SA Support Team answered 4 years ago • 
54 views1 answers1 votes
Profiling simulation runtimes in VCS
SA Support Team answered 4 years ago • 
126 views1 answers1 votes
‘xmodel’ 명령을 사용하지 않고 XMODEL primitive들을 포함한 SystemVerilog 시뮬레이션을 수행하는 법
SA Support Team answered 4 years ago • 
106 views2 answers1 votes
How to run SystemVerilog simulations with XMODEL primitives without using the ‘xmodel’ command
SA Support Team answered 4 years ago • 
282 views2 answers1 votes
NCVerilog/Xcelium에서 시뮬레이션 수행시간 프로파일링하는 방법
SA Support Team answered 4 years ago • 
63 views1 answers1 votes
Profiling simulation runtimes in NCVerilog/Xcelium
SA Support Team answered 4 years ago • 
161 views1 answers1 votes
‘xmodel’ 명령에 특정 SystemVerilog 시뮬레이터의 옵션 추가하는 법
SA Support Team answered 4 years ago • 
47 views1 answers1 votes
Adding simulator-specific options to the ‘xmodel’ command
SA Support Team answered 4 years ago • 
100 views1 answers1 votes
MODELZEN이 불필요하게 소자특성 시뮬레이션을 다시 수행하는 것을 방지하는 방법
SA Support Team answered 4 years ago • 
18 views1 answers1 votes
Avoiding unnecessary re-characterization of devices by MODELZEN
SA Support Team answered 4 years ago • 
39 views1 answers1 votes
신호의 변환레벨을 전류값으로 정의하는 법
SA Support Team answered 4 years ago • ,
13 views1 answers1 votes
Defining conversion levels with current values
SA Support Team answered 4 years ago • ,
36 views1 answers1 votes
xbit 타입 신호의 ‘x’와 ‘z’ 값 제거하는 법
SA Support Team answered 4 years ago • 
12 views1 answers1 votes
Suppressing ‘x’ or ‘z’ in xbit-type signals
SA Support Team answered 4 years ago • 
24 views1 answers1 votes
.MEASURE 구문을 SystemVerilog 테스트벤치로 변환하는 법
SA Support Team answered 4 years ago • 
40 views1 answers1 votes
Converting .MEASURE statements to equivalent SystemVerilog testbenches
SA Support Team answered 4 years ago • 
29 views1 answers1 votes
아날로그 회로를 검증하는 OOP-스타일의 SystemVerilog 테스트벤치 작성하기
SA Support Team answered 4 years ago • 
20 views1 answers1 votes
Writing OOP-style SystemVerilog testbench for analog circuits
SA Support Team answered 4 years ago • 
47 views1 answers1 votes
XMODEL에서 제공하는 measurement primitive들
SA Support Team answered 4 years ago • ,
23 views1 answers1 votes
The measurement primitives provided by XMODEL
SA Support Team answered 4 years ago • ,
48 views1 answers1 votes
트랜지스터, 저항 소자의 전류를 확인하는 방법
SA Support Team answered 4 years ago • ,
50 views2 answers1 votes
How to probe currents flowing through circuit primitive instances
SA Support Team answered 4 years ago • ,
127 views2 answers1 votes
일정 시간동안 사용되지 않는 GLISTER 라이선스를 회수하는 방법
SA Support Team answered 4 years ago • 
20 views1 answers1 votes
Releasing the GLISTER license after a certain inactive period
SA Support Team answered 4 years ago • 
38 views1 answers1 votes
‘replay_all’ primitive가 신호 핀들을 표시하지 않습니다.
SA Support Team answered 4 years ago • 
21 views1 answers1 votes
The ‘replay_all’ primitive not displaying the signal pins
SA Support Team answered 4 years ago • 
48 views1 answers1 votes
Checking license server status and license usage
SA Support Team answered 4 years ago • , ,
75 views1 answers1 votes
라이센스 서버의 상태와 라이센스 사용량 체크하는 방법
SA Support Team answered 4 years ago • , ,
86 views1 answers1 votes
« Previous1…45678…11Next »
Ask Question