Seyoung Kim and Jaeha Kim, “An Equivalent Modeling Approach for High-Density DRAM Array System-Level Design-Space Exploration in SystemVerilog”, Design and Verification Conference and Exhibition (DVCon) US, 2021. Link