Seoyeong Jo and Jaeha Kim, “Validation of Analog ReRAM-Based PIM with Non-Idealities Using SystemVerilog,” Design and Verification Conference and Exhibition (DVCon) Japan 2025.

Presentation Slides (pdf)